[Oxford] Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology

Closed

Kumar111 Post time 4 day(s) ago | Show all posts |Read mode

Reward30points

journal：IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Authors：W. J. KIM; S. Y. HWANG

Published date：2008-11-1

DOI：10.1093/ietfec/e91-a.11.3297

PDF link：https://www.jstage.jst.go.jp/art ... /E91.A_11_3297/_pdf

Article link：http://dx.doi.org/10.1093/ietfec/e91-a.11.3297

Article Source：Institute of Electronics, Information and Communications Engineers (IEICE)。

Remark：

You can support us by donating, we would be very grateful.

Reply

Use magic Donate Report

All Reply0 Show all posts

Reply

Kumar111 Lv.2

Junior Member

post
reply
points
100

[Oxford] Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology Copy

Reply

Same Category

Latest Reply

Announcement

Enthusiastic users today

[Oxford] Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology